Get new jobs by email
- ...and Advanced Verification: Strong experience with formal verification tools such as or VC Formal, plus assertion-based and constrained-random verification methodologies. Jasper Subsystem and SoC Knowledge: Demonstrated success verifying processor/microcontroller sub-...SuggestedLong term contractRelocation packageRelocationOverseas
- ...help with basic software updates, antivirus installation, and setting up email and a printer to work with the network. There are a few random freezes that I’d like to diagnose, plus guidance on organizing files and backups. Ideally, you’d explain steps clearly and avoid...SuggestedLocal areaDay shift
- ...using industry standard tools and technologies ~ Knowledge in developing unit and SoC/IP level test benches using UVM. Constrained random functional verification environment in System Verilog/UVM with excellent debugging skills. Experience in Low power verification...SuggestedRelocation packageRelocationOverseas
- ...Create and maintain UVM-based verification environments, testbenches, and reusable verification components. Develop constrained-random and coverage-driven verification solutions. Perform functional, code, and assertion coverage analysis and drive coverage closure....SuggestedRelocation packageRelocationOverseas
- ...verification, including Cache coherence, memory consistency, speculative execution, branch prediction, address translation. Experience with random instruction sequencing (RIS) at both block and chip level. Strong skills in Verilog/SystemVerilog , scripting (e.g. Python), and...SuggestedFull timeHybrid workRelocation packageFlexible hours